



MB15E03SL

Single Serial Input PLL Frequency Synthesizer On-chip 1.2 GHz Prescaler

The Cypress MB15E03SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1.2 GHz prescaler. The 1.2 GHz prescaler has a dual modulus division ratio of 64/65 or 128/129 enabling pulse swallowing operation.

The supply voltage range is between 2.4 V and 3.6 V. The MB15E03SL uses the latest BiCMOS process, as a result, the supply current is typically 2.0 mA at 2.7 V. A refined charge pump supplies a well balanced output currents of 1.5 mA or 6 mA. The charge pump current is selectable by serial data.


Features

- High frequency operation: 1.2 GHz max
- Low power supply voltage: $V_{CC} = 2.4\text{ V to }3.6\text{ V}$
- Ultra Low power supply current: $I_{CC} = 2.0\text{ mA typ. } (V_{CC} = V_p = 2.7\text{ V, } T_a = +25^\circ\text{C, in locking state})$
 $I_{CC} = 2.5\text{ mA typ. } (V_{CC} = V_p = 3\text{ V, } T_a = +25^\circ\text{C, in locking state})$
- Direct power saving function: Power supply current in power saving mode
Typ. $0.1\text{ }\mu\text{A } (V_{CC} = V_p = 3\text{ V, } T_a = +25^\circ\text{C})$, Max. $10\text{ }\mu\text{A } (V_{CC} = V_p = 3\text{ V})$
- Dual modulus prescaler: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: $R = 3\text{ to }16,383$
- Serial input programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 3 to 2,047
- Selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: $T_a = -40\text{ to }+85^\circ\text{C}$

Contents

| | | | |
|---|-----------|--|-----------|
| Pin Assignments | 3 | Measurement Circuit (for Measuring Input | |
| Pin Description | 4 | Sensitivity fin/OSCIN) | 15 |
| Block Diagram | 5 | Typical Characteristics | 16 |
| Absolute Maximum Ratings | 6 | fin Input Sensitivity | 16 |
| Recommended Operating Conditions | 6 | OSCIN Input Sensitivity | 16 |
| Electrical Characteristics | 7 | Do Output Current | 17 |
| Functional Description | 9 | fin Input Impedance | 18 |
| Pulse Swallow Function | 9 | OSCIN Input Impedance | 18 |
| Serial Data Input | 9 | Reference Information | 19 |
| Do Output Control | 12 | Application Example | 22 |
| Power Saving Mode (Intermittent Mode Control | | Usage Precautions | 23 |
| Circuit) | 12 | Ordering Information | 23 |
| Serial Data Input Timing | 13 | Package Dimensions | 24 |
| Phase Comparator Output Waveform | 14 | Document History | 26 |
| | | Sales, Solutions, and Legal Information | 27 |


1. Pin Assignments



2. Pin Description

| Pin No. | | Pin Name | I/O | Descriptions |
|---------|-----|--------------------|-----|--|
| SSOP | QFN | | | |
| 1 | 15 | OSC _{IN} | I | Programmable reference divider input. Oscillator input connection to a TCXO. |
| 2 | 16 | OSC _{OUT} | O | Oscillator output. |
| 3 | 1 | V _P | — | Power supply voltage input for the charge pump. |
| 4 | 2 | V _{CC} | — | Power supply voltage input. |
| 5 | 3 | D _o | O | Charge pump output. Phase of the charge pump can be selected via programming of the FC bit. |
| 6 | 4 | GND | — | Ground. |
| 7 | 5 | X _{fin} | I | Prescaler complementary input which should be grounded via a capacitor. |
| 8 | 6 | fin | I | Prescaler input. Connection to an external VCO should be done via AC coupling. |
| 9 | 7 | Clock | I | Clock input for the 19-bit shift register. Data is shifted into the shift register on the rising edge of the clock. (Open is prohibited.) |
| 10 | 8 | Data | I | Serial data input using binary code. The last bit of the data is a control bit. (Open is prohibited.) |
| 11 | 9 | LE | I | Load enable signal input. (Open is prohibited.) When LE is set high, the data in the shift register is transferred to a latch according to the control bit in the serial data. |
| 12 | 10 | PS | I | Power saving mode control. This pin must be set at “L” at Power-ON. (Open is prohibited.) PS = “H”; Normal mode PS = “L”; Power saving mode |
| 13 | 11 | ZC | I | Forced high-impedance control for the charge pump (with internal pull up resistor.) ZC = “H”; Normal D _o output. ZC = “L”; D _o becomes high impedance. |
| 14 | 12 | LD/fout | O | Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected via programming of the LDS bit. LDS = “H”; outputs fout (fr/fp monitoring output) LDS = “L”; outputs LD (“H” at locking, “L” at unlocking.) |
| 15 | 13 | φ _P | O | Phase comparator N-channel open drain output for an external charge pump. Phase can be selected via programming of the FC bit. |
| 16 | 14 | φ _R | O | Phase comparator CMOS output for an external charge pump. Phase can be selected via programming of the FC bit. |

3. Block Diagram



4. Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | | Unit | Remark |
|----------------------|-----------|-----------|----------|----------------|------|--------|
| | | | Min. | Max. | | |
| Power supply voltage | V_{CC} | — | -0.5 | 4.0 | V | |
| | V_P | — | V_{CC} | 6.0 | V | |
| Input voltage | V_I | — | -0.5 | $V_{CC} + 0.5$ | V | |
| Output voltage | V_O | Except Do | GND | V_{CC} | V | |
| | V_O | Do | GND | V_P | V | |
| Storage temperature | T_{stg} | — | -55 | +125 | °C | |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

5. Recommended Operating Conditions

| Parameter | Symbol | Value | | | Unit | Remark |
|-----------------------|----------|----------|------|----------|------|--------|
| | | Min. | Typ. | Max. | | |
| Power supply voltage | V_{CC} | 2.4 | 3.0 | 3.6 | V | |
| | V_P | V_{CC} | — | 5.5 | V | |
| Input voltage | V_I | GND | — | V_{CC} | V | |
| Operating temperature | T_a | -40 | — | +85 | °C | |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

6. Electrical Characteristics

 (V_{CC} = 2.4 to 3.6 V, Ta = -40 to +85°C)

| Parameter | Symbol | Condition | Value | | | Unit | | |
|-------------------------------|------------------------------------|--|--|-----------------------|------|-----------------------|------|----|
| | | | Min. | Typ. | Max. | | | |
| Power supply current*1 | I _{CC} | V _{CC} = V _P = 2.7 V (V _{CC} = V _P = 3.0 V) | — | 2.0 (2.5) | — | mA | | |
| Power saving current | I _{PS} | ZC = "H" or open | — | 0.1 ² | 10 | μA | | |
| Operating frequency | f _{IN} | f _{IN} | — | 100 | — | 1200 | MHz | |
| | OSC _{IN} | f _{OSC} | — | 3 | — | 40 | MHz | |
| Input sensitivity | f _{IN} ³ | P _{f_{IN}} | 50 Ω system (Refer to the Measurement circuit.) | -15 | — | +2 | dBm | |
| | OSC _{IN} ³ | V _{OSC} | — | 0.5 | — | V _{CC} | Vp-p | |
| "H" level input voltage | Data, Clock, LE, PS, ZC | V _{IH} | — | V _{CC} × 0.7 | — | — | V | |
| "L" level input voltage | | V _{IL} | — | — | — | V _{CC} × 0.3 | | |
| "H" level input current | Data, Clock, LE, PS | I _{IH} ⁴ | — | -1.0 | — | +1.0 | μA | |
| "L" level input current | | I _{IL} ⁴ | — | -1.0 | — | +1.0 | | |
| "H" level input current | OSC _{IN} | I _{IH} | — | 0 | — | +100 | μA | |
| "L" level input current | | I _{IL} ⁴ | — | -100 | — | 0 | | |
| "H" level input current | ZC | I _{IH} ⁴ | — | -1.0 | — | +1.0 | μA | |
| "L" level input current | | I _{IL} ⁴ | Pull up input | -100 | — | 0 | | |
| "L" level output voltage | φP | V _{OL} | Open drain output | — | — | 0.4 | V | |
| "H" level output voltage | φR, LD/fout | V _{OH} | V _{CC} = V _P = 3 V, I _{OH} = -1 mA | V _{CC} - 0.4 | — | — | V | |
| "L" level output voltage | | V _{OL} | V _{CC} = V _P = 3 V, I _{OL} = 1 mA | — | — | 0.4 | | |
| "H" level output voltage | Do | V _{DOH} | V _{CC} = V _P = 3 V, I _{DOH} = -0.5 mA | V _P - 0.4 | — | — | V | |
| "L" level output voltage | | V _{DOL} | V _{CC} = V _P = 3 V, I _{DOL} = 0.5 mA | — | — | 0.4 | | |
| High impedance cutoff current | Do | I _{OFF} | V _{CC} = V _P = 3 V, V _{OFF} = 0.5 V to V _P - 0.5 V | — | — | 2.5 | nA | |
| "L" level output current | φP | I _{OL} | Open drain output | 1.0 | — | — | mA | |
| "H" level output current | φR, LD/fout | I _{OH} | — | — | — | -1.0 | mA | |
| "L" level output current | | I _{OL} | — | 1.0 | — | — | | |
| "H" level output current | Do | I _{DOH} ⁴ | V _{CC} = 3 V, V _P = 3 V, V _{DO} = V _P /2 Ta = +25°C | CS bit = "H" | — | -6.0 | — | mA |
| "L" level output current | | | | CS bit = "L" | — | -1.5 | — | |
| | | I _{DOL} | | CS bit = "H" | — | 6.0 | — | |
| CS bit = "L" | | | | — | 1.5 | — | | |
| Charge pump current rate | I _{DOL} /I _{DOH} | I _{DOMT} ⁵ | V _{DD} = V _P /2 | — | 3 | — | % | |
| | vs V _{DO} | I _{DOVD} ⁶ | 0.5 V ≤ V _{DO} ≤ V _P - 0.5 V | — | 10 | — | % | |
| | vs Ta | I _{DOTA} ⁷ | -40°C ≤ Ta ≤ +85°C | — | 10 | — | % | |

(Continued)

(Continued)

*1: Conditions; $f_{in} = 1200 \text{ MHz}$, $f_{osc} = 12 \text{ MHz}$, $T_a = +25^\circ\text{C}$, in locking state.

*2: $V_{CC} = V_P = 3.0 \text{ V}$, $f_{osc} = 12.8 \text{ MHz}$, $T_a = +25^\circ\text{C}$, in power saving mode


*3: AC coupling. 1000 pF capacitor is connected under the condition of min. operating frequency.

*4: The symbol “-” (minus) means direction of current flow.

*5: $V_{CC} = V_P = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ $(|I_3| - |I_4|) / [(|I_3| + |I_4|) / 2] \times 100(\%)$

*6: $V_{CC} = V_P = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ $[(|I_2| - |I_1|) / 2] / [(|I_1| + |I_2|) / 2] \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})

*7: $V_{CC} = V_P = 3.0 \text{ V}$, $V_{DO} = V_P/2$ $(|I_{DO(+85^\circ\text{C})} - I_{DO(-40^\circ\text{C})}| / 2) / (|I_{DO(+85^\circ\text{C})} + I_{DO(-40^\circ\text{C})}| / 2) \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})



7. Functional Description

7.1 Pulse Swallow Function

The divide ratio can be calculated using the following equation:

$$f_{VCO} = [(M \times N) + A] \times f_{osc} \div R \quad (A < N)$$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \leq A \leq 127$)
- f_{osc} : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)
- M : Preset divide ratio of the dual modulus prescaler (64 or 128)

7.2 Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.


Binary serial data is entered through the Data pin.

One bit of data is shifted into the shift register on the rising edge of the Clock. When the LE pin is taken high, stored data is latched according to the control bit data as follows:

Table 1. Control Bit

| Control Bit (CNT) | Destination of Serial Data |
|-------------------|--|
| H | For the programmable reference divider |
| L | For the programmable divider |

7.2.1 Shift Register Configuration






Table 2. Binary 14-bit Programmable Reference Counter Data Setting

| Divide ratio (R) | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 |
|------------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| x | x | x | x | x | x | x | x | x | x | x | x | x | x | x |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: Divide ratio less than 3 is prohibited.

Table 3. Binary 11-bit Programmable Counter Data Setting

| Divide ratio (N) | N11 | N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 |
|------------------|-----|-----|----|----|----|----|----|----|----|----|----|
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| x | x | x | x | x | x | x | x | x | x | x | x |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: Divide ratio less than 3 is prohibited.

Table 4. Binary 7-bit Swallow Counter Data Setting

| Divide ratio (A) | A7 | A6 | A5 | A4 | A3 | A2 | A1 |
|------------------|----|----|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| x | x | x | x | x | x | x | x |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 5. Prescaler Data Setting

| SW | Prescaler Divide Ratio |
|----|------------------------|
| H | 64/65 |
| L | 128/129 |

Table 6. Charge Pump Current Setting

| CS | Current Value |
|----|---------------|
| H | ±6.0 mA |
| L | ±1.5 mA |

Table 7. LD/fout Output Select Data Setting

| LDS | LD/fout Output Signal |
|-----|-----------------------|
| H | fout signal |
| L | LD signal |

7.2.2 Relation between the FC Input and Phase Characteristics


The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (D_o) and the phase comparator output (ϕ_R , ϕ_P) are reversed according to the FC bit. Also, the monitor pin (fout) output is controlled by the FC bit. The relationship between the FC bit and each of D_o , ϕ_R , and ϕ_P is shown below.

Table 8. Table 8. FC Bit Data Setting (LDS = "H")

| | FC = High | | | | FC = Low | | | |
|-------------|-----------|----------|----------|-----------|----------|----------|----------|-----------|
| | D_o | ϕ_R | ϕ_P | LD/fout | D_o | ϕ_R | ϕ_P | LD/fout |
| $f_r > f_p$ | H | L | L | fout = fr | L | H | Z* | fout = fp |
| $f_r < f_p$ | L | H | Z* | | H | L | L | |
| $f_r = f_p$ | Z* | L | Z* | | Z* | L | Z* | |

*: High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.



7.3 Do Output Control

Table 9. ZC Pin Setting

| ZC pin | Do output |
|--------|----------------|
| H | Normal output |
| L | High impedance |

7.4 Power Saving Mode (Intermittent Mode Control Circuit)

Table 10. PS Pin Setting

| PS pin | Status |
|--------|-------------------|
| H | Normal mode |
| L | Power saving mode |

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the signal PLL, the lock detector, LD, remains high, indicating a locked condition.

Setting the PS pin high, releases the power saving mode, and the device works normally.


The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation.

When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (f_p) and the reference frequency (f_r) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.


To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note:

- When power (V_{CC}) is first applied, the device must be in standby mode, PS = Low, for at least 1 μ s.
- PS pin must be set "L" for Power-ON.



8. Serial Data Input Timing




On the rising edge of the clock, one bit of data is transferred into the shift register.

| Parameter | Min. | Typ. | Max. | Unit |
|-----------|------|------|------|------|
| t1 | 20 | — | — | ns |
| t2 | 20 | — | — | ns |
| t3 | 30 | — | — | ns |
| t4 | 30 | — | — | ns |

| Parameter | Min. | Typ. | Max. | Unit |
|-----------|------|------|------|------|
| t5 | 100 | — | — | ns |
| t6 | 20 | — | — | ns |
| t7 | 100 | — | — | ns |

Note: LE should be “L” when the data is transferred into the shift register.

9. Phase Comparator Output Waveform



[FC = "H"]




[FC = "L"]



Notes:


- Phase error detection range: -2π to $+2\pi$
- Pulses on Do output signal during locked state are output to prevent dead zone.
- LD output becomes low when phase is t_{WU} or more. LD output becomes high when phase error is t_{WL} or less and continues to be so for three cycles or more.
 - t_{WU} and t_{WL} depend on OSC_{IN} input frequency.
 - $t_{WU} \geq 2/f_{osc}$ (s) (e. g. $t_{WU} \geq 156.3$ ns, $f_{osc} = 12.8$ MHz)
 - $t_{WL} \leq 4/f_{osc}$ (s) (e. g. $t_{WL} \leq 312.5$ ns, $f_{osc} = 12.8$ MHz)
- LD becomes high during the power saving mode (PS = "L").

10. Measurement Circuit (for Measuring Input Sensitivity f_{in}/OSC_{IN})




11. Typical Characteristics

11.1 fin Input Sensitivity




11.2 OSC_{IN} Input Sensitivity




11.3 Do Output Current


1.5 mA mode




6.0 mA mode




11.4 fin Input Impedance




11.5 OSC_{IN} Input Impedance




12. Reference Information



■ PLL Reference Leakage



■ PLL Phase Noise




(Continued)

(Continued)




PLL Lock Up Time

810.425 MHz → 826.425±1 kHz
Lch → Hch 1.40 ms




PLL Lock Up Time

826.425 MHz → 810.425±1 kHz
Hch → Lch 1.52 ms



13. Application Example



V_P: 5.5 V Max

Notes:

- In case of using a crystal resonator, it is necessary to optimize matching between the crystal and this LSI, and perform detailed system evaluation. It is recommended to consult with a supplier of the crystal resonator. (Reference oscillator circuit provides its own bias, feedback resistor is 100 kΩ (typ).)
- SSOP-16

14. Usage Precautions


To protect against damage by electrostatic discharge, note the following handling precautions:

- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting device into or removing device from a socket.
- Protect leads with a conductive sheet when transporting a board-mounted device.


15. Ordering Information

| Part number | Package | Remarks |
|---------------|---------------------------------------|---------|
| MB15E03SLPFV1 | 16-pin, Plastic SSOP (FPT-16P-M05) | |
| MB15E03SLWQN | 16-pin, Plastic QFN (LCC-16P-M69) | |

16. Package Dimensions

| | | |
|---|--------------------------------|-----------------------|
| <p>16-pin plastic SSOP</p>  <p>(FPT-16P-M05)</p> | Lead pitch | 0.65 mm |
| | Package width × package length | 4.40 × 5.00 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 1.45mm MAX |
| | Weight | 0.07g |
| | Code (Reference) | P-SSOP16-4.4×5.0-0.65 |

16-pin plastic SSOP (FPT-16P-M05)




*1 5.00±0.10 (.197±.004)
 *2 4.40±0.10 (.173±.004) 6.40±0.20 (.252±.008)
 LEAD No. 1 0.65(.026) 0.24±0.08 (.009±.003) 0.13(.005) Ⓜ
 0.10(.004)
 INDEX
 "A" 0.17±0.03 (.007±.001)
 Details of "A" part
 1.25^{+0.20}/_{-0.10} (.049^{+0.008}/_{-0.004}) (Mounting height)
 0-8°
 0.50±0.20 (.020±.008)
 0.60±0.15 (.024±.006)
 0.10±0.10 (.004±.004) (Stand off)
 0.25(.010)


Note 1) *1 : Resin protrusion. (Each side : +0.15 (.006) Max).
 Note 2) *2 : These dimensions do not include resin protrusion.
 Note 3) Pins width and pins thickness include plating thickness.
 Note 4) Pins width do not include tie bar cutting remainder.

© 2003-2010 FUJITSU SEMICONDUCTOR LIMITED F16013S-c-4-8

Dimensions in mm (inches).
 Note: The values in parentheses are reference values.



| | |
|--------------------------------|-------------------|
| Lead pitch | 0.50 mm |
| Package width × package length | 4.00 mm × 4.00 mm |
| Sealing method | Plastic mold |
| Mounting height | 0.80 mm MAX |
| Weight | 0.04 g |
| | |
| | |



Document History

| Document Title: MB15E03SL Single Serial Input PLL Frequency Synthesizer On-chip 1.2 GHz Prescaler | | | | |
|---|---------|-----------------|-----------------|--|
| Document Number: 002-08431 | | | | |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | – | TAOA | 05/31/2012 | Initial release. |
| *A | 5562033 | TAOA | 12/22/2016 | Migrated Spansion datasheet “DS04–21359–6E” into Cypress Template. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Lighting & Power Control | cypress.com/powerpsoc |
| Memory | cypress.com/memory |
| PSoC | cypress.com/psoc |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless/RF | cypress.com/wireless |

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [WICED IoT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2000-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.