



**Features**

- Advanced Process Technology
- Key Parameters Optimized for Class-D Audio Amplifier Applications
- Low  $R_{DS(ON)}$  for Improved Efficiency
- Low  $Q_g$  and  $Q_{sw}$  for Better THD and Improved Efficiency
- Low  $Q_{rr}$  for Better THD and Lower EMI
- 175°C Operating Junction Temperature for Ruggedness
- Repetitive Avalanche Capability for Robustness and Reliability

Key Parameters		
$V_{DS}$	55	V
$R_{DS(ON)}$ typ. @ $V_{GS} = 10V$	42	mΩ
$R_{DS(ON)}$ typ. @ $V_{GS} = 4.5V$	57	mΩ
$Q_g$ typ.	28	nC
$T_J$ max	175	°C



**Description**

This Digital Audio HEXFET<sup>®</sup> is specifically designed for Class-D audio amplifier applications. This MosFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MosFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MosFET a highly efficient, robust and reliable device for Class-D audio amplifier applications.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	55	V
$V_{GS}$	Gate-to-Source Voltage	±20	
$I_D$ @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	19	A
$I_D$ @ $T_C = 100^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	13	
$I_{DM}$	Pulsed Drain Current ①	80	
$P_D$ @ $T_C = 25^\circ C$	Power Dissipation	39	W
$P_D$ @ $T_C = 100^\circ C$	Power Dissipation	20	
	Linear Derating Factor	0.26	W/°C
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-40 to + 175	°C
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	


**Thermal Resistance**

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ④	—	3.84	°C/W
$R_{\theta JA}$	Junction-to-Ambient ④	—	65	

Notes ① through ⑤ are on page 7

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	55	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	15	—	mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	42	50	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 4.7A ③
		—	57	65		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 3.8A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0	—	—	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Coefficient	—	-4.4	—	mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	2.0	μA	V <sub>DS</sub> = 55V, V <sub>GS</sub> = 0V
		—	—	25		V <sub>DS</sub> = 55V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V
g <sub>fs</sub>	Forward Transconductance	8.8	—	—	S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 19A
Q <sub>g</sub>	Total Gate Charge	—	28	42	ns	V <sub>DS</sub> = 44V
Q <sub>gs</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	—	3.5	—		V <sub>GS</sub> = 10V
Q <sub>gd</sub>	Gate-to-Drain Charge	—	9.5	—		I <sub>D</sub> = 19A
Q <sub>godr</sub>	Gate Charge Overdrive	—	15	—		See Fig. 6 and 19
t <sub>d(on)</sub>	Turn-On Delay Time	—	5.7	—		V <sub>DD</sub> = 28V, V <sub>GS</sub> = 10V ③
t <sub>r</sub>	Rise Time	—	19	—	I <sub>D</sub> = 19A	
t <sub>d(off)</sub>	Turn-Off Delay Time	—	23	—	ns	R <sub>G</sub> = 2.5Ω
t <sub>f</sub>	Fall Time	—	5.3	—		
C <sub>iss</sub>	Input Capacitance	—	740	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	150	—		V <sub>DS</sub> = 50V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	59	—		f = 1.0MHz, See Fig.5
C <sub>oss</sub>	Effective Output Capacitance	—	250	—		V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to -44V
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		from package and center of die contact




## Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy②	—	130	mJ
I <sub>AR</sub>	Avalanche Current ⑤	See Fig. 14, 15, 17a, 17b		A
E <sub>AR</sub>	Repetitive Avalanche Energy ⑤			mJ

## Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub> @ T <sub>C</sub> = 25°C	Continuous Source Current (Body Diode)	—	—	19	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	110		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.2	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 19A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	—	52	78	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 19A
Q <sub>rr</sub>	Reverse Recovery Charge	—	100	150		di/dt = 100A/μs ③






Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage  
www.irf.com







Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs. Case Temperature




**Fig 10.** Threshold Voltage vs. Temperature




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12.** On-Resistance Vs. Gate Voltage



**Fig 13.** Maximum Avalanche Energy Vs. Drain Current



**Fig 14.** Typical Avalanche Current Vs. Pulsewidth



**Fig 15.** Maximum Avalanche Energy Vs. Temperature



**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
**(For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)

$$P_{D(ave)} = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$


$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{thJC}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 16.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET<sup>®</sup> Power MOSFETs




**Fig 17a.** Unclamped Inductive Test Circuit




**Fig 17b.** Unclamped Inductive Waveforms




**Fig 18a.** Switching Time Test Circuit



**Fig 18b.** Switching Time Waveforms




**Fig 19a.** Gate Charge Test Circuit



**Fig 19b** Gate Charge Waveform

## TO-220 Full-Pak Package Outline

Dimensions are shown in millimeters (inches)




- NOTES:
- 1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
  - 2.0 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
  - 3.0 LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
  - 4.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
  - 5.0 DIMENSION b1 APPLY TO BASE METAL ONLY.
  - 6.0 STEP OPTIONAL ON PLASTIC BODY DEFINED BY DIMENSIONS u & v.
  - 7.0 CONTROLLING DIMENSION : INCHES.

SYMBOL	DIMENSIONS				NOTES	LEAD ASSIGNMENTS
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.57	4.83	0.180	0.190		
A1	2.57	2.83	0.101	0.114		
A2	2.51	2.85	0.099	0.112		
b	0.622	0.89	0.024	0.035	5	HEXFET 1.- GATE 2.- DRAIN 3.- SOURCE
b1	0.622	0.838	0.024	0.033		
b2	1.229	1.400	0.048	0.055		
b3	1.229	1.400	0.048	0.055		
c	0.440	0.629	0.017	0.025	4	IGBTs, CoPACK 1.- GATE 2.- COLLECTOR 3.- EMITTER
c1	0.440	0.584	0.017	0.023		
D	8.65	9.80	0.341	0.386		
d1	15.80	16.12	0.622	0.635		
d2	13.97	14.22	0.550	0.560		
d3	12.30	12.92	0.484	0.509		
d4	8.64	9.91	0.340	0.390		
E	10.36	10.63	0.408	0.419	4	
e	2.54 BSC		0.100 BSC			
L	13.20	13.73	0.520	0.541	3	
L1	3.10	3.50	0.122	0.138		
n	6.05	6.15	0.238	0.242		
phi P	3.05	3.45	0.120	0.136		
u	2.40	2.50	0.094	0.098	6	
v	0.40	0.50	0.016	0.020	6	
phi	3"	7"	3"	7"		
phi 1	45°	45°	45°	45°		

## TO-220 Full-Pak Part Marking Information


Notes: This part marking information applies to all devices produced before 02/26/2001 and currently for parts manufactured in GB.

EXAMPLE: THIS IS ANIRFB40G WITH ASSEMBLY LOT CODE E401



Notes: This part marking information applies to devices produced after 02/26/2001 in location other than GB.

EXAMPLE: THIS IS ANIRFB40G WITH ASSEMBLY LOT CODE 3432 ASSEMBLED ON WW24 1999 IN THE ASSEMBLY LINE "K" Note: "P" in assembly line position indicates "Lead-Free"



### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 1.5\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 13\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

- ④  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .
- ⑤ Limited by  $T_{jmax}$ . See Figs. 14, 15, 17a, 17b for repetitive avalanche information.

Data and specifications subject to change without notice. This product has been designed for the Industrial market. Qualification Standards can be found on IR's Web site.

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>