MIC4600

28V Half-Bridge MOSFET Driver

Features

- Adjustable Dead Time Circuitry
- Anti-Shoot-Through Protection
- Internal LDO For Single Supply Operation
- Input Voltage Range: 4.5V to 28V
- Fast Propagation Delay – 20 ns
- Up To 1.5 MHz Operation
- Low Voltage Logic Level Inputs For µC or FPGA Driven Power Solutions
- Independent Inputs For Low and High Side Drivers
- 2Ω Gate Drive Capable Of Driving 3000 pF Load With 15 ns Rise and Fall Times
- Low 450 µA Typical Quiescent Current
- 3 mm × 3 mm VQFN Package
- –40°C to +125°C Junction Temperature Range

Applications

- Distributed Power Systems
- Communications/Networking Infrastructure
- Set-Top Box, Gateways And Routers
- Printers and Scanners
- µP and FPGA Controlled DC-DC Regulator

General Description

The MIC4600 is a 28V half bridge MOSFET driver targeted for cost sensitive applications requiring high performance such as set-top boxes, gateways, routers, computing peripherals, telecom and networking equipment.

The MIC4600 operates over a supply range of 4.5V to 28V. It has an internal linear regulator which provides a regulated 5V to power the MOSFET gate drive and operates up to 1.5 MHz switching frequency.

The MIC4600 uses an adjustable dead time circuit to prevent shoot-through in the external high and low-side MOSFETs.

The MIC4600 is available in a small 3mm × 3mm VQFN package with a junction temperature range of –40°C to 125°C.

Package Types

MIC4600
3x3 VQFN
Top View

MIC4600

Typical Application Circuit

Functional Block Diagram

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V_{IN} to PGND .... −0.3V to +29V
V_{DD} to PGND .... −0.3V to +6V
V_{SW} to PGND .... −0.3V to (V_{IN} +0.3V)
V_{BST} to V_{SW} .... −0.3V to +6V
V_{BST} to PGND .... −0.3V to +34V
V_{HSI}, V_{LSI} to PGND .... −0.3V to (V_{DD} +0.3V)
V_{FAULT} to AGND .... −0.3V to +6V
V_{EN} to PGND .... −0.3V to (V_{IN} +0.3V)
PGND to AGND .... −0.3V to +0.3V
ESD Protection On All Pins .... ±2 kV HBM, ±200V MM

Operating Ratings ††

Supply Voltage, V_{IN} .... +4.5V to +28V
VDD Supply Voltage, V_{DD} .... +4.5V to +5.5V
Enable Input, V_{EN} .... 0V to V_{IN}
Maximum Power Dissipation .... (Note 1)

† Notice: Exceeding the absolute maximum ratings may damage the device.

†† Notice: The device is not guaranteed to function outside its operating ratings.

    Note 1: Specification for packaged product only.

DC CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, V_{IN} = V_{EN} = 12V, V_{BST} − V_{SW} = 5V; T_A = 25°C, C_{VIN} = C_{VDD} = 1 µF. **Bold** values indicate −40°C ≤ T_J ≤ +125°C.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Power Supply Input						
Input Voltage Range (V_{IN})		4.5	—	28	V	—
Quiescent Supply Current		—	450	750	µA	HSI = V_{DD}, LSI = 0V, R_{DELAY} = 124 kΩ, non-switching
Shutdown Supply Current		—	9	20	µA	V_{EN} = 0V
V_{DD} Supply Voltage						
V_{DD} Output Voltage		**4.8**	5	**5.4**	V	V_{IN} = 7V to 26V, I_{DD} = 25 mA
V_{DD} UVLO Threshold		**3.6**	4.2	**4.3**	V	V_{DD} Rising
V_{DD} UVLO Hysteresis		—	400	—	mV	—
Dropout Voltage (V_{IN} − V_{DD})		—	380	—	mV	I_{DD} = 25 mA, V_{IN}= 5V
V_{DD} Load Regulation		—	1.23	—	%	I_{DD} = 0 to 25 mA
Enable Control						
EN Logic Threshold		**0.65**	1.25	**1.4**	V	Rising
EN Hysteresis		—	69	—	mV	—
EN Input Bias Current		—	—	**2**	µA	V_{EN} = 12V

    Note 1: Specified for packaged product only.

MIC4600

DC CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $V_{IN} = V_{EN} = 12V$, $V_{BST} - V_{SW} = 5V$; $T_A = 25°C$, $C_{VIN} = C_{VDD} = 1 \mu F$. **Bold** values indicate $-40°C \le T_J \le +125°C$.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Fault						
Fault Over Temperature		—	150	—	°C	T_J Rising
Over Temperature Hysteresis		—	23	—	°C	—
FAULT Logic Level Low		—	0.05	**0.2**	V	$I_{FAULT} = 5$ mA
FAULT Pin Leakage Current		—	0.01	**0.1**	µA	$V_{FAULT} = 5.5V$
Input Control						
HSI Logic Level High		**1.4**	—	—	V	—
HSI Logic Level Low		—	—	**0.65**	V	—
HSI Bias Current		—	0.01	**0.1**	µA	$V_{HSI} = 5V$
LSI Logic Level High		**1.4**	—	—	V	—
LSI Logic Level Low		—	—	**0.65**	V	—
LSI Bias Current		—	0.01	**0.1**	µA	$V_{LSI} = 5V$
Timing						
Dead Time		—	18.7	—	ns	$R_{DELAY} = 105$ kΩ
Switching Frequency Range		—		1.5	MHz	—
Minimum Allowable Pulse Width		—	32	—	ns	—
Rise Time (DH, DL)		—	15	—	ns	$C_{LOAD} = 3$ nF, 10%V_{DD} to 90%V_{DD}
Fall Time (DH,DL)		—	13.5	—	ns	$C_{LOAD} = 3$ nF, 90%V_{DD} to 10%V_{DD}
Propagation Delay, Rising HSI to DH		—	26	—	ns	GND to 10%xV_{DD}
Propagation Delay, Rising LSI to DL		—	18	—	ns	GND to 10%xV_{DD}
Propagation Delay, Falling HSI to DH		—	55	—	ns	V_{DD} to 90%xV_{DD}
Propagation Delay, Falling LSI to DL		—	14	—	ns	V_{DD} to 90%xV_{DD}
MOSFET Drivers						
DH $R_{DS(ON)}$, High		—	2	3	Ω	$I_{DH} = 20$ mA
DH $R_{DS(ON)}$, Low		—	1.5	3	Ω	$I_{DH} = -20$ mA
DL $R_{DS(ON)}$, High		—	2	3	Ω	$I_{DL} = 20$ mA
DL $R_{DS(ON)}$, Low		—	1	2	Ω	$I_{DL} = -20$ mA

Note 1: Specified for packaged product only.

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Junction Temperature	T_J	—	+150	—	°C	—
Lead Temperature	—	—	260	—	°C	Soldering, 10sec.
Junction Operating Temperature	T_J	–40	—	+125	°C	—
Storage Temperature Range	T_A	–65	—	+150	°C	—
Package Thermal Resistances						
Thermal Resistance, 3 x 3 VQFN-16Ld	θ_{JA}	—	59	—	°C/W	—

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.

MIC4600

2.0   TIMING DIAGRAM

FIGURE 2-1:   *MIC4600 Timing Waveforms.*

3.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

NOTE: Unless otherwise indicated, V_{IN} = 12V.

FIGURE 3-1: VIN Quiescent Current vs. Input Voltage.

FIGURE 3-2: VIN Quiescent Current vs. Temperature.

FIGURE 3-3: VIN Shutdown Current vs. Input Voltage.

FIGURE 3-4: VIN Shutdown Current vs. Temperature.

FIGURE 3-5: VIN Operating Current vs. Frequency.

FIGURE 3-6: $R_{DS(ON)}$ vs. Temperature.

MIC4600

Note: Unless otherwise indicated, V_{IN} = 12V.

FIGURE 3-7: $R_{DS(ON)}$ vs. Temperature.


FIGURE 3-8: $R_{DS(ON)}$ vs. Temperature.

FIGURE 3-9: $R_{DS(ON)}$ vs. Temperature.

FIGURE 3-10: Propagation Delay vs. Input Voltage.

FIGURE 3-11: Propagation Delay vs. Temperature.

**FIGURE 3-12:** DH Rise Time vs. Input Voltage.

MIC4600

**FIGURE 3-13:** *DH Fall Time vs. Input Voltage.*

FIGURE 3-16: *Deadtime Delay vs. Temperature.*

FIGURE 3-14: *Deadtime vs. R_{DELAY} for DL↓ to DH↑.*



FIGURE 3-15: *Deadtime vs. R_{DELAY} for DH↓ to DL↑.*

MIC4600

4.0 FUNCTIONAL CHARACTERISTICS

### 4.1 Functional Diagram

FIGURE 4-1: *Functional Diagram.*

4.2 Functional Description

The MIC4600 is a 28V half-bridge MOSFET driver with integrated LDO. It is designed to independently drive both high-side and low-side N-Channel MOSFETs. The LDO eliminates the need for a second VDD supply voltage by generating the gate drive voltage from the input supply. The MIC4600 offers a wide 4.5V to 28V operating supply range. Refer to the MIC4600 Block Diagram above.

The high and low-side drivers contain an input buffer with hysteresis and an output buffer. The high-side output buffer includes a high-speed level-shifting circuit that is referenced to the HS pin. An external diode is used to supply V_{DD} to the bootstrap circuit that provides the drive voltage for the high-side output.

4.2.1 STARTUP AND UVLO

The UVLO circuit monitors V_{DD} and inhibits both drivers in a low state when the supply voltage is below the UVLO threshold. Hysteresis in the UVLO circuit prevents noise and circuit impedance from causing chatter during turn-on.

4.2.2 ENABLE INPUT

A logic high on the enable pin (EN) allows normal operation to occur. Conversely, when a logic low is applied on the enable pin, the high and low-side driver outputs turn-off and the driver enters a low supply current shutdown mode. Do not leave floating.

4.2.3 DEAD-TIME DELAY

Shoot-through occurs in a half-bridge or synchronous buck topology when both the high and low side MOSFETs conduct at the same time. This condition is caused by driver propagation delay variation and MOSFET turn on/off times. Shoot-through causes an increase in MOSFET power dissipation, circuit noise and interference with power circuit operation. A resistor on the DELAY pin sets the break-before-make delay time between the high and low-side MOSFETs . See the Applications section for additional information.

4.2.4 INPUT STAGE

Both the HSI and LSI pins are referenced to the AGND pin. The voltage state of the input signal does not change the quiescent current draw of the driver.

The MIC4600 has a TTL-compatible input range and can be used with input signals with amplitude less than or equal to the V_{DD} voltage. A small amount of hysteresis improves the noise immunity of the driver inputs.

4.2.5 LOW-SIDE DRIVER

Figure 4-2 shows a block diagram of the low-side driver. The low-side driver is designed to drive a ground (PGND pin) referenced N-channel MOSFET. The low-side gate drive voltage equals V_{DD}, which is typically 5V.

A low driver impedance allows the external MOSFET to be turned on and off quickly. The rail-to-rail drive capability of the output ensures a low R_{DSON} from the external MOSFET.

A high level applied to LSI pin causes the upper driver MOSFET to turn on and VDD voltage is applied to the gate of the external MOSFET. A low level on the LSI pin turns off the upper driver and turns on the low side driver to ground the gate of the external MOSFET.

FIGURE 4-2: *Low-Side Driver Circuit.*

4.2.6 HIGH-SIDE DRIVER AND BOOTSTRAP CIRCUIT

A block diagram of the high-side driver and bootstrap circuit is shown in Figure 4-3. This driver is designed to drive a floating N-channel MOSFET, whose source terminal is referenced to the SW pin. The output voltage of the DH pin equals VDD minus the external bootstrap diode forward voltage drop. The high-side gate drive voltage is typically 4.5V.

A low-power, high-speed, level-shifting circuit isolates the low side (AGND pin) referenced circuitry from the high-side (SW pin) referenced driver. Power to the high-side driver is supplied by the bootstrap circuit.


FIGURE 4-3: *High-Side Driver and Bootstrap Circuit.*

The bootstrap circuit consists of an external diode and external capacitor, C_B. In a typical application, such as the synchronous buck converter shown in Figure 4-4, the SW pin is at ground potential while the low-side MOSFET is on. During this time, the diode allows capacitor C_B to charge up to V_{DD}-V_F (where V_F is the forward voltage drop of the diode). After the low-side MOSFET is turned off and the DH pin goes high, the

voltage across capacitor C_B is applied to the gate of the upper external MOSFET. As the upper MOSFET turns on, voltage on the SW pin rises with the source of the high-side MOSFET until it reaches V_{IN}. As the SW and BST pins rise, the diode is reverse biased preventing capacitor C_B from discharging.

FIGURE 4-4: *MIC4600 Driving a Synchronous Buck Converter.*

4.2.7 THERMAL SHUTDOWN

Thermal shutdown protects the driver from damage due to excessive die temperature. If the die exceeds the high temperature threshold, the output drive is inhibited and the FAULT pin is asserted low. The driver automatically resumes operation, and the FAULT pin is de-asserted, when the die temperature cools below the lower threshold, set by the circuit's hysteresis. If resumed operation results in reheating of the die above the high threshold, another shutdown cycle occurs. The switch continues thermal cycling until the condition has been resolved.

4.2.8 FAULT PIN

The FAULT signal is an N-channel open drain output, which is asserted low when the MIC4600 enters thermal shutdown.

5.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 5-1.

TABLE 5-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Pin Function
1	V_{IN}	VIN Supply (Input): Input supply to the internal LDO.The VIN operating voltage range is from 4.5V to 28V. Connect a decoupling capacitor between this pin and PGND.
2	EN	Enable (Input): A logic level high allows normal operation. A logic level low on this pin shuts down the drive in a low quiescent current state. The EN pin must not be left floating.
3	HSI	High side input (input): A logic level input that controls the high side gate drive.
4	LSI	Low side input (input): A logic level input that controls the low side gate drive.
5	NC	No Connect. Not internally connected.
6	FAULT	FAULT (Output). The active low, open drain output pulls low during an over-temperature fault. A resistor to VDD is needed to pull this signal high.
7	DELAY	Delay (Output). Connect a resistor from this pin to ground to adjust the dead time (break before make).
8, 16	AGND	Analog ground. AGND must be connected directly to the ground planes. Do not route the AGND pin to the PGND Pad on the top layer. Refer to the PCB layout guidelines for details.
9	PGND	Power Ground. PGND is the ground path for the MIC4600 output drivers. The PGND pin should be connected to the source of low-side N-Channel MOSFET and the negative terminals of decoupling capacitors.
10	DL	Drive Low (Output). Low side MOSFET gate driver.
11	SW	Switch Node (Output): Internal connection for the high-side MOSFET source and low-side MOSFET drain. Due to the high speed switching on this pin, the SW pin should be routed away from sensitive nodes.
12	DH	Drive High (Output). High side MOSFET gate driver.
13	BST	Boost (output): Bootstrapped voltage to the high-side N-channel MOSFET driver. Connect a Schottky diode between the VDD pin and the BST pin. Connect a boost capacitor between the BST pin and the SW pin.
14	VDD	5V Internal Linear Regulator (Output): VDD supplies the power MOSFET gate drive supply voltage. VDD is created by internal LDO from VIN. When VIN < +5.5V, VDD should be tied to VIN pin. A 2.2 µF ceramic capacitor from the VDD pin to ground plane on PCB is required for stability.
15	AVDD	5V Analog Input (Input): AVDD is the supply for the internal driver logic and control circuitry. Connect the VDD output to the AVDD pin.
EPAD	EPAD	Exposed thermal pad. Connect to the ground plane for optimum thermal performance.

6.0 APPLICATION INFORMATION

6.1 Adjustable Dead Time

Dead-time control prevents shoot-through current from flowing through the external power MOSFETs during switching transitions. The delay allows enough time for the high-side driver to turn off before the low-side driver turns on. It also prevents the high-side driver from turning on before the low-side driver has turned off.

The dead-time between the high and low-side MOSFETs can be adjusted with a resistor on the DELAY pin. The dead-time can be approximated with the formula in Equation 6-1. See the Typical Performance Curves section for a more precise determination of R_{DELAY} vs. T_{DEAD}.

EQUATION 6-1:

$$T_{DEAD} = 12 \times 10^{-9} + R_{DELAY} \times 0.9 \times 10^{-10}$$

Where:

T_{DEAD} is the break-before-make delay between the highside and low-side gate drive signals

R_{DELAY} is the DELAY pin resistance in kΩ.

6.2 Other Timing Considerations

Make sure the input signal pulse width is greater than the minimum specified pulse width. An input signal that is less than the minimum pulse width may result in no output pulse or an output pulse whose width is significantly less than the input.

The maximum duty cycle (ratio of high side on-time to switching period) is controlled by the minimum pulse width of the low side and by the time required for the C_B capacitor to charge during the off-time. Adequate time must be allowed for the C_B capacitor to charge up before the high-side driver is turned on.

6.3 Single Input Operation

Both outputs can be controlled from a single input signal by pulling the LSI input high to VDD and applying the input signal to the HSI pin. In this configuration, the dead-time between the DH and DL transitions is set by the resistor value connected to the DELAY pin.

When the HSI pin goes from a low to a high, the DL pin goes low and the DH pin goes high after the dead time delay. When the HSI pin changes from a high to a low, the DH pin goes low. After the delay time, the DL pin goes high.

6.4 Bootstrap Diode and Capacitor

The gate drive voltage of the high-side driver equals the V_{DD} voltage minus the voltage drop across the bootstrap diode. A Schottky diode is recommended due to the lower forward voltage drop.

Power dissipation in the bootstrap diode can be calculated using the following equations. The average current drawn by repeated charging of the high-side MOSFET is calculated by Equation 6-2:

EQUATION 6-2:

$$I_{F(AVE)} = Q_{gate} \times f_S$$

where;

Q_{gate} = total gate charge at V_{DD}

f_s = gate drive switching frequency

The average power dissipated by the forward voltage drop of the diode equals:

EQUATION 6-3:

$$Pdiode_{fwd} = I_{F(AVE)} \times V_F$$

where; V_F = diode forward voltage drop

The value of V_F should be taken at the peak current through the diode; however, this current is difficult to calculate because of differences in source impedances. The peak current can either be measured or the value of V_F at the average current can be used, which will yield a good approximation of diode power dissipation.

The voltage on the bootstrap capacitor drops each time it delivers charge to turn on the MOSFET. The voltage drop depends on the gate charge required by the MOSFET. Most MOSFET specifications specify gate charge versus V_{GS} voltage. Based on this information and a suggested capacitor voltage drop of less than 0.1V, the minimum value of bootstrap capacitance is:

EQUATION 6-4:

$$C_B \geq \frac{Q_{GATE}}{\Delta V_{BST}}$$

Where:

Q_{GATE} = Total gate charge at V_{DD}

ΔV_{BST} = Voltage drop at the BST pin

MIC4600

6.5 Power Dissipation Considerations

Power dissipation in the driver can be separated into two areas:

- Quiescent current dissipation
- Internal driver dissipation

6.6 Quiescent Current Power Dissipation

Power is dissipated in the MIC4600 even if nothing is being driven. The quiescent current is drawn by the bias for the internal circuitry and the level shifting circuitry. The quiescent current is proportional to operating frequency. The typical characteristic graphs show how quiescent current varies with switching frequency.

The power dissipated due to quiescent current is calculated in Equation 6-5.

EQUATION 6-5:

$$P_{DISS\_IQ} = V_{DD} \times I_{DD}$$

6.7 Gate Driver Power Dissipation

Power dissipation in the output driver stage is mainly caused by charging and discharging the gate to source and gate to drain capacitance of the external MOSFET. Figure 6-1 shows a simplified equivalent circuit of the MIC4600 driving an external high-side MOSFET.


FIGURE 6-1: *MIC4600 Driving an External MOSFET.*

6.7.1 DISSIPATION DURING THE EXTERNAL MOSFET TURN-ON

Energy from capacitor C_B is used to charge up the input capacitance of the MOSFET (C_{GD} and C_{GS}). The energy delivered to the MOSFET is dissipated in the three resistive components, R_{ON}, R_G and R_{G_FET}. R_{ON} is the on resistance of the upper driver MOSFET in the

MIC4600. R_G is the series resistor (if any) between the driver IC and the MOSFET. R_{G_FET} is the gate resistance of the MOSFET. R_{G_FET} is usually listed in the power MOSFET's specifications. The ESR of capacitor C_B and the resistance of the connecting etch can be ignored since they are much less than R_{ON} and R_{G_FET}.

The effective capacitances of C_{GD} and C_{GS} are difficult to calculate because they vary non-linearly with I_D, V_{GS}, and V_{DS}. Fortunately, most power MOSFET specifications include a typical graph of total gate charge vs. V_{GS}. Figure 6-2 is a typical gate charge curve for a power MOSFET. This chart shows that for a gate voltage of 4.5V, the MOSFET gate is charged up to 25 nC of total gate charge. The energy dissipated by the resistive components of the gate drive circuit during turn-on is calculated as noted in Equation 6-6 through .

EQUATION 6-6:

$$E = \frac{1}{2} \times C_{ISS} \times V_{GS}^2$$

but:

EQUATION 6-7:

$$Q = C \times V$$

so:

EQUATION 6-8:

$$E = \frac{1}{2} \times Q_G \times V_{GS}$$

Where:

C_{ISS} = Total gate capacitance of the MOSFET

FIGURE 6-2: *Typical Gate Charge vs. V_{GS}.*

The same energy is dissipated by R_{OFF}, R_G, and R_{G_FET} when the driver IC turns the MOSFET off. Assuming R_{ON} is approximately equal to R_{OFF}, the total energy and power dissipated by the resistive drive elements is illustrated in Equation 6-9.

EQUATION 6-9:

$$E_{DRIVER} = Q_G \times V_{GS}$$

and

EQUATION 6-10:

$$P_{DRIVER} = Q_G \times V_{GS} \times f_S$$

Where:

E_{DRIVER} = Energy dissipated per switching cycle

P_{DRIVER} = Power dissipated per switching cycle

Q_G = Total gate charge at V_{GS}

V_{GS} = Gate to source voltage on the MOSFET

f_S = Switching frequency of the gate drive circuit

The power dissipated inside the driver is equal to the ratio of R_{ON} and R_{OFF} to the external resistive losses in R_G and R_{G_FET}. Letting $R_{ON} = R_{OFF}$, the power dissipated in the MIC4600 due to driving the external MOSFET is illustrated in Equation 6-11.

EQUATION 6-11:

$$Pdiss_{DRIVER} = P_{DRIVER} \times \frac{R_{ON}}{R_{ON} + R_G + R_{G\_FET}}$$

6.8 Total Power Dissipation and Thermal Considerations

Total power dissipation in the MIC4600 is equal to the power dissipation caused by driving the external MOSFETs and the Quiescent current.

EQUATION 6-12:

$$P_{DISSTOTAL} = P_{DISSIQ} + P_{DISSDRIVE}$$

The die temperature can be calculated after the total power dissipation is known, as in Equation 6-13.

EQUATION 6-13:

$$T_J = T_A + Pdiss_{TOTAL} \times \theta_{JA}$$

Where:

T_A = Maximum ambient temperature

T_J = Junction temperature (°C)

$Pdiss_{TOTAL}$ = Power dissipation of the MIC4600

θ_{JA} = Thermal resistance from junction to ambient air

6.9 Decoupling and Bootstrap Capacitor Selection

Decoupling capacitors are required for both the low side (VDD) and high side (BST) supply pins. These capacitors supply the charge necessary to drive the external MOSFETs and also minimize the voltage ripple on these pins. The capacitor from BST to SW has two functions: it provides decoupling for the high-side driver and is the supply voltage to the high-side circuit while the external MOSFET is on. Ceramic capacitors are recommended because of their low impedance and small size. Z5U type ceramic capacitor dielectrics are not recommended because of the large change in capacitance over temperature and voltage. A minimum value of 0.1 µF is required for each of the capacitors, regardless of the MOSFETs being driven. Larger MOSFETs may require larger capacitance values for proper operation.

Placement of the decoupling capacitors is critical. The bypass capacitor for VDD should be placed as close as possible between the VDD and PGND pins. The bypass capacitor (C_B) for the BST supply pin must be located as close as possible between the BST and SW pins. The etch connections must be short, wide, and direct. The use of a ground plane to minimize connection impedance is recommended (refer to the Grounding, Component Placement, and Circuit Layout section for more information).

6.10 Grounding, Component Placement, and Circuit Layout

Nanosecond switching speeds and ampere peak currents in and around the MIC4600 drivers require proper placement and trace routing of all components. Improper placement may cause degraded noise immunity, false switching, excessive ringing, or circuit latch-up.

Figure 6-3 shows the critical current paths when the driver outputs go high and turn on the external MOSFETs. It also helps demonstrate the need for a low impedance ground plane. Charge needed to turn-on the MOSFET gates comes from the decoupling capacitors C_{VDD} and C_B. Current in the low-side gate driver flows from C_{VDD} through the internal driver, into the MOSFET gate, and out the source. The return connection back to the decoupling capacitor is made through the ground plane. Any inductance or resistance in the ground return path causes a voltage spike or ringing to appear on the source of the MOSFET. This voltage works against the gate drive voltage and can either slow down or turn off the MOSFET during the period when it should be turned on.

Current in the high-side driver is sourced from capacitor C_B and flows into the BST pin and out the DH pin, into the gate of the high side MOSFET. The return

path for the current is from the source of the MOSFET and back to capacitor C$_B$. The high-side circuit return path usually does not have a low-impedance ground plane so the etch connections in this critical path should be short and wide to minimize parasitic inductance. As with the low-side circuit, impedance between the MOSFET source and the decoupling capacitor causes negative voltage feedback that fights the turn-on of the MOSFET.

It is important to note that capacitor C$_B$ must be placed close to the BST and SW pins. This capacitor not only provides all the energy for turn-on but it must also keep HB pin noise and ripple low for proper operation of the high-side drive circuitry.


FIGURE 6-3: *Turn-On Current Paths.*

Figure 6-4 shows the critical current paths when the driver outputs go low and turn off the external MOSFETs. Short, low-impedance connections are important during turn-off for the same reasons given in the turn-on explanation. Current flowing through the internal diode replenishes charge in the bootstrap capacitor, C$_{BST}$.



FIGURE 6-4: *Turn-Off Current Paths.*

Use a ground plane to minimize parasitic inductance and impedance of the return paths. The MIC4600 is capable of greater than 1A peak currents and any

impedance between the MIC4600, the decoupling capacitors, and the external MOSFET will degrade the performance of the driver.

7.0   PACKAGING INFORMATION

7.1   Package Marking Information

16-Lead VQFN*   Example

mY
XXXX
YWW

m1
4600
624

Legend:	XX...X	Product code or customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.

●, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar (_) symbol may not be to scale.

MIC4600

16-Lead VQFN 3 mm x 3 mm Package Outline and Recommended Land Pattern

16-Lead Plastic Quad Flat, No Lead Package (8N) - 3x3x1.0 mm Body [VQFN]
Wettable Flanks (Stepped), 0.35 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

NOTE 1

N

D

A   B

1

2

(DATUM B)

(DATUM A)

E

2X ⌒ 0.20 C

2X ⌒ 0.20 C

SIDE VIEW

SEE DETAIL A

C

SEATING PLANE

BOTTOM VIEW

L

D2

⊕ 0.10 Ⓜ C A B

⊕ 0.10 Ⓜ C A B

E2

K

2

1

NOTE 1

N

16X b

e

⊕ 0.10 Ⓜ C A B
0.05 Ⓜ C

Microchip Technology Drawing C04-404B Sheet 1 of 2

16-Lead VQFN 3 mm x 3 mm Package Outline and Recommended Land Pattern

16-Lead Plastic Quad Flat, No Lead Package (8N) - 3x3x1.0 mm Body [VQFN]
Wettable Flanks (Stepped), 0.35 mm Terminal Length

> **Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

DETAIL A

|	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N		16	
Pitch	e		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Step Height	A4	0.05	0.12	0.19
Overall Width	E		3.00 BSC	
Exposed Pad Width	E2	1.00	1.10	1.50
Overall Length	D		3.00 BSC	
Exposed Pad Length	D2	1.00	1.10	1.50
Terminal Width	b	0.18	0.25	0.30
Terminal Length	L	0.25	0.35	0.45
Step Length	L1	0.035	0.060	0.085
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-404B Sheet 2 of 2

MIC4600

16-Lead VQFN 3 mm x 3 mm Package Outline and Recommended Land Pattern

16-Lead Plastic Quad Flat, No Lead Package (8N) - 3x3x1.0 mm Body [VQFN]
Wettable Flanks (Stepped), 0.35 mm Terminal Length

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			1.50
Optional Center Pad Length	Y2			1.50
Contact Pad Spacing	C1		2.60	
Contact Pad Spacing	C2		2.60	
Contact Pad Width (X16)	X1			0.30
Contact Pad Length (X16)	Y1			0.50
Contact Pad to Center Pad (X16)	G1	0.30		
Contact Pad to Contact Pad (X12)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

    BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2404A

APPENDIX A: REVISION HISTORY

Revision A (July 2016)

- Converted Micrel document MIC4600 to Microchip data sheet template DS20005584A.
- •Minor text changes throughout.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	X	XX	—	XX
Device	Temperature Range	Package		Media Type

Device:	MIC4600:	28V Half-Bridge MOSFET Driver	
Temperature Range:	Y	=	–40°C to +125°C (RoHS Compliant)
Package:	ML	=	16-Lead 3x3 VQFN
Media Type:	T5	=	500/Reel
	TR	=	5000/Reel

Examples:

a) MIC4600YML-T5: 28V Half-Bridge MOSFET Driver, 2 Independent TTL inputs, –40°C to +125°C Temperature Range, RoHS Compliant, 16LD 3x3 VQFN, 500/Reel.

b) MIC4600YML-TR: 28V Half-Bridge MOSFET Driver, 2 Independent TTL inputs, –40°C to +125°C Temperature Range, RoHS Compliant, 16LD 3x3 VQFN, 5000/Reel.

NOTES:

Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
═ ISO/TS 16949 ═

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0801-7

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880- 3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

06/23/16